

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

17 03

Applicant:

Maurizio Peri et al

Attorney Docket No.: 856063.579

Application No.: 09/265,119

Filed:

March 9, 1999

Examiner: A. I. Sharon

Title:

EMULATED EEPROM MEMORY DEVICE AND CORRESPONDING

METHOD

DECLARATION UNDER 37 C.F.R. § 1.132

RECEIVED

TO THE COMMISSIONER FOR PATENTS:

−**R 3**-1 2003

I, **DECLARANT'S NAME**, state as follows:

Technology Center 2100

- A. I am currently employed by ST Microelectronics S.r.l., which is the assignee of record of the above-referenced U.S. patent application.
- B. I am familiar with the structure and operation of the STMicroelectronics' ST9, including its memory architecture.
- C. Prior to September 1998, the ST9 as made and sold did not make part of the Flash memory look like EEPROM by software.
- D. Prior to September 1998, the ST9 as made and sold did not make part of the Flash memory look like EEPROM by hardware.
- E. Prior to September 1998, the ST9 as made and sold did not contain the following described devices:
 - 1. An emulated EEPROM memory device, comprising a memory macrocell which is embedded into an integrated circuit having a microcontroller, the memory macrocell including a Flash memory structure formed by a predetermined number of sectors, wherein at least two sectors of the Flash memory structure are structured to emulate EEPROM byte alterability.
 - A Flash memory device for emulating an EEPROM, comprising:

- a) first and second Flash memory portions each including plural memory blocks with plural memory locations, each of the memory locations sharing an address with a corresponding memory location in each of the blocks of the first and second Flash memory portions, all of the memory locations sharing a same address being a set of memory locations;
- b) a plurality of memory pointers each reflecting which memory block includes a current memory location for a set of memory locations, each set of memory locations including a current memory location; and
- c) a memory controller structured to, in response to receiving a request to write data to a selected address assigned to a selected one of the sets of memory locations, determine from a memory pointer associated with the selected address which memory location in the selected set is a next memory location following the current memory location for the selected set and write the data in the next memory location.
- F. Prior to September 1998, the ST9 as made and sold did not carry out the following described methods:
 - 1. A method for emulating features of an EEPROM memory device incorporated into a memory macrocell which is embedded into an integrated circuit that also includes a microcontroller and a Flash memory structure formed by a predetermined number of sectors, comprising using at least two sectors of the Flash memory structure to emulate EEPROM byte alterability by dividing each of said at least two sectors into a pre-determined number of blocks of the same size and each block into a pre-determined number of pages and updating the emulated EEPROM memory portion programming different memory locations in a single bit mode, wherein at a page update selected page data are moved to a next free

block and, when an EEPROM sector is full, all the pages are swapped to another EEPROM sector.

- 2. A method of emulating an EEPROM using Flash memory, the method comprising:
 - a) dividing the Flash memory into first and second memory sectors each including a plurality of memory blocks, each memory block including plural memory pages each with plural memory locations;
 - b) assigning to each memory page of the first and second memory sectors a page address that is shared by a corresponding page in each of the memory blocks of the first and second memory sectors;
 - c) in response to a first write instruction to write to a selected page address, writing to a data page of a first memory block of the first memory sector; and
 - d) in response to a second write instruction to write data to the selected page address, writing to a data page of a second memory block of the first memory sector.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Dated:		
	DECLARANT'S NAME	
1	Residence Address:	
	STREET ADDRESS	
·	CITY ADDRESS	



IN THE UNITED STATES PATENT AND TRADEMARK

Applicant:

Mailizio Peri et al

Attorney Docker No.: \$36061.579

Application No. 1928 119

Filed:

Examiner A. L. Sheron

Title:

EMULATED EEPROM MEMORY DEVICE AND CORRESPONDING

DECLARATION UNDER 37 C.F.R. \$1.532

TO THE COMMISSIONER FOR PATENTS:

I. DECLARANT'S NAME, state as follows:

- A. I am currently employed by ST Microelectronics of the manual in the record of the prove referenced U.S. patent application.
- B. I am familiar with the structure and operation of the S.P. Microelectronics STA including its memory architecture.
- C. Prior to Simisaber 1998, the ST9 as made and sold and not make part of the Flash memory look like EEPROM by software.
- D. Prior to September 1998, the ST9 as made and sold out make have of the Plash memory cok like EEPROM by hardware.
- Prior to September 1998, the ST9 as made and sold out not outside the following described devices
 - Air emiliated EEPROM memory device, eministration macrocell which is embedded into an integrated circuit Faving a mission mother the memory macrocell including a Flash memory simulative formed by a prediction had number of sectors, wherein at least two sectors of the Plash themory structure are structured to emulate EEPROM byte aftershift
 - Flash memory device for emulating an ERROM properting

RECEIVED

MAR 3 1 2003

-Technology Center 2100

- it first and second Flash memory portions each initiating phiral memory blooks with plural memory locations, each of the memory locations abaring an address with a corresponding memory because in each of the first and second Flash memory purious allege the memory locations abaring a same address being a second memory locations abaring a same address being a second memory locations.
- b) a plurality of memory pointers each reflecting small triemory block includes a current memory location for a serial memory locations method serial premary locations including a current memory location and
- a memory controller structured to, in response to receiving a request to write data to a selected address assigned to a receiving a request to memory locations, determine from a memory pointer associated with the selected address which memory breatist in the selected interest in the selected memory location following the current memory location for the selected det and write the data in the next memory location.
- F. Prior to September 1998, the ST9 as made and sold the not carry out the following described methods:
 - A method for emulating features of an EEPROM pictures device incorporated the attention macrocell which is embedded into an integrated entire that also includes a microcontroller and a Plash integrate attention featured by a predate mind aumber of sectors, comprising using at least and predate minds attracture to smulate EEPROM byte presentation, byte wife each of said at least two sectors into a pre-determined minister of blocker of the same size and of the into a pre-determined number of pages and ordering the circulated EEPROM memory portion programming different manner includes a single bit minds wherein at a page update selected page data are moved for a reactive.

TRANSPECE DO

- BC

block and when an EEPROM sector is full, all the pages are swapped to another

- 2 A highest of emulating an EEPROM many has memory that method
 - anciding the Flash memory into Hest and second memory sectors each anciding a phrality of memory blocks, that memory black including plant memory pages each with plant memory locations.
 - b) assigning to each memory page of the first and second increase in each of the memory blocks of the first and second increase sections.
 - Et in response to a first write instruction to write to a selected page address, writing to a data page of a first regiment black of the first memory sector, and
 - D in response to a second write maintestion to well details are selected page address, writing to a data page of a second manage black of the first attending sector.

I hereby the large that all statements made herein of my own the winds are price and that all statements made pictures and belief are believed to be true and inches that these statements were think with the knowledge that willful false spanshears and the live of me that one punishable by the or imprisonment, or both, under Section 1011 of the region of the United States. Code and that such willful false statements may jeopardize the satisfier of the implication or any patent issued literans.

...₹_

USA MADECL DOC

105/11/2003

Dated: 03/1+/2003

Bertrand Count

DECLARANT'S NAM Residence Address: STREET ADDRESS CITY ADDRESS

TENNEY TOWER

USA MAREL DOC